Regviz

Silicon Labs /MGM240PB32VNA /VDAC1_S /IF

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as IF

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32MG24A010F1536GM40/VDAC0_S/IF#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CH0CD)CH0CD 0 (CH1CD)CH1CD 0 (CH0OF)CH0OF 0 (CH1OF)CH1OF 0 (CH0UF)CH0UF 0 (CH1UF)CH1UF 0 (ABUSALLOCERR)ABUSALLOCERR 0 (CH0DVL)CH0DVL 0 (CH1DVL)CH1DVL 0 (ABUSINPUTCONFLICT)ABUSINPUTCONFLICT

Description

No Description

Fields

CH0CD

CH0 Conversion Done Interrupt Flag
CH1CD

CH1 Conversion Done Interrupt Flag
CH0OF

CH0 Data Overflow Interrupt Flag
CH1OF

CH1 Data Overflow Interrupt Flag
CH0UF

CH0 Data Underflow Interrupt Flag
CH1UF

CH1 Data Underflow Interrupt Flag
ABUSALLOCERR

ABUS Port Allocation Error Flag
CH0DVL

CH0 Data Valid Level Interrupt Flag
CH1DVL

CH1 Data Valid Level Interrupt Flag
ABUSINPUTCONFLICT

ABUS Input Conflict Error Flag

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data